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not respond to the ripple component. But if the local 
3,424,966 oscillator operates at a much greater frequency, and its 
SYNCHRONOUS SERVO LOOP CONTROL SYSTEM output frequency is divided down before reaching the 
James E. Webb, Administrator of the National Aero- phase comparator, its frequency will be modulated by the 
nautiw and Space Administration, with respect to an in- ripple component. In this case, the phase comparator 
vention of Frederick A. Stone, North Branford, Conn. 5 o~tpu t  must be filtered before it is coupled to the local Filed May 4, 1966, Ser. No. 547,677 , Claims oscillator control input. When the frequency of the corn- U.S. CI. 318-314 
Int. C1. H02p 5/00 pared signals is very low (on the order of 1 c.p.s.) this filtering is not practical by conventional techniques. 
An object of this invention is the provision of a speed 
ABSTRACT OF THE DISCLOSURE lo control system for a motor which permits phase com- parison of two signals whose frequency is much less than 
A control system for a tape recorder playback motor the local oscillator frequency in a manner to remove the in which derived signals from the tape are synchronized motor dynamics from the control loop dynamics so that 
with signals from a clock signal source. An integrator the control loop is stable without damping. 
circuit is provided which is charged to a fixed initial refer- l5 Another object of the present invention is the pro- 
ence voltage lead when the clock signal occurs. As long vision of a phase locked loop motor control system where- 
as both signals are present, the integrator output falls in the ripple frequency components which are present 
slowly at a fixed rate. In the absence of one of the signals too insignificant to adversely affect operation of the the integrator holds its output value. The output of the system. integrator is used to control an oscillator whose output 20 still another object of the present invention is to pro- drives the tape recorder playback motor. vide a novel and unique phase locked loop motor control 
system. 
These and other objects of the present invention may 
The invention described herein was made in the Per- 25 be achieved in an arrangement wherein a sync signal is 
formance of work under a NASA contract and is subject provided from a tape, and a signal is provided from 
to the  visions of Section 305 of the National AerO- a reference clock source, and it is desired that the sync 
nautics and Space Act of 1958, Public Law 85-568 (72 pulses from the tape have exactly the same average fre- Stat. 435; 42 U.S.C. 2457). quency as the clock signal. This is accomplished by re- 
This invention relates to systems for synchronizing 30 setting a circuit, such as an integrator circuit by charging 
motor control speed, and more particularly to improve the integrator circuit to a fixed initial reference voltage 
ments therein. level when the clock signal occurs. After the integrator 
phase locked loop techniques have been employed for circuit is first charged to the reference level, then as long 
a number of years in those applications requiring precise as both signals continue to remain present, the integrator 
frequency or speed control for a motor. A conventional 35 output falls slowly at a fixed rate. When one or the other 
system uses a phase comparing circuit to develop a voltage of the inputs terminates, the integrator output holds at 
or current proportional to the relative phase or time dis- the value of output voltage it has at that time, until the 
placement between two ~peti t ive signals, One of which is ,t time both pulses are present at its inputs, at which 
generated by a local oscillator. This voltage or current out- time it is reset to repeat the process. The average output 
Put from the phase comparator is used to control the 40 voltage of the integrator circuit thereby becomes a 
frequency of the local oscillator. If the other repetitive meawe of the relative phase between the two signals 
signal tends to advance in phase, relative to the local which together determine the time period during which 
oscillator's signal, the resulting control signal to the local it integrates. The output of the integrator is used to con- 
o~cillator causes the local 0~cillator frequency to increase. trol a voltage controlled oscillator whose output drives 
Conversely if the other repetitive signal tends to retard in qg the tape recorder playback motor. n u s ,  the voltage con- 
phase relative to the local oscillator's Signal, the resulting trolled oscillator frequency, which is controlled with the 
control signal to the local oscillator Causes the local amplitude of the integrator output, is varied, as the phase 
oscillator frequency to decrease. In this manner the local difference of the tape sync signal and clock signals vary, to 
oscillator frequency "~oc~s" On the freq~ellcy of the other minimize the phase difference. 
repetitive signal, and if the other repetitive signal fie- 60 The novel features that are considered characteristic 
quency varies, the local 0~cillator freq~ency will follow of this invention are set forth with particularity in the 
it along with only some slight difference in phase be- appended claims. The invention itself both as to its organ- 
tween the two signals. The motor is usually driven from ization and method of operation, as well as additional 
the local oscillator output. objects and advantages thereof, will best be understood 
1n the use of these techniques for speed control Systems 65 from the following description when read in c o ~ e c t i o n  
for tape recorders, typically the phase of a 60 c.p.s. play- with the accompanying drawings, in which: 
back signal from one track of the tape is compared to a FIGURE 1 is a block schematic diagram of an embodi- 
60 c.p.s. master reference. The resulting phase comparator ment of the invention; 
output signal controls the frequency of the 60 c.p.s. FIGURE 2 is a pulse waveform diagram shown to 
oscillator which powers a hysteresis synchronous motor 60 assist in an understanding of the invention; and 
driving the tape. The tape moves at a speed such that its FIGURE 3 is a circuit diagram illustrative of circuitry 
output signal frequency matches exactly the master refer- of a type suitable for use in the invention for comparing 
ence frequency. A separate track on the tape is usually phase and controlling an integrator with the result. 
used for the 60 c.p.s, playback signal. It has been found Assume, for the purpose of explaining the operation 
that the electromechanical speed control of the type de- 65 of this invention, that sync signals which are recorded on 
scribed is inherently unstable, and without significant a separate track on tape are to have exactly the same 
damping it will oscillate. The unstable condition results frequency as the frequency of a clock signal source. Some 
from the dynamics of the synchronous motor. phase error or time displacement is allowed and this 
A conventional phase comparator output signal con- determines the width of the reference clock signal. For 
tains a ripple frequency component equal to or twice the 70 digital recording, the reference clock signal operates at 
frequency of the two signals which are compared. If one a word repetition rate. A time displacement error some- 
of these signals is the local oscillator, its frequency will what less than plus or minus one-half the bit width is 
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permitted so that the lcfcrence c l o ~ k  pulse slgildi 1s selics connectc:? res~ators respe~tlvcly 54 ;init 56 T-ile 
approximately one b ~ t  wide. junction of iesistors 54 and 56 is connected to the base of 
Refer~tng now to the schematic of the ernbodiment of a seconct tiansistor 58. ?his second transistor has its 
the invention shown in FIGURE 1, reference signals em~tter connected to a voltage divider consist~ng of two 
from a clock pulse oscillator 10 are applied to a first input serially conrrccted resistors $0 and 62, which are con- 
terminal 12 of the invention. Sync signals 14 which are s nected across a source of operating potential. 
derived from a sync signal track on the tape are applied Transistors 52 and 58 constitute the integrator current 
to a second input terminal 16 of the embodiment of the source. They are normally nonconductive and are ren- 
invention. Both signai inputs are connected through the dered conductive only when the inputs applied to the 
input terminals to an And gate 18. In the presence of both diodes 40, 42 are simultaneously of positive potential. 
inputs, the And gate applies an output to an integrator The inputs to diodes 40 and 42 comprise two positive 
current source which is maintained turned on for so long pulses which block the diodes from conducting current 
as both And gate inputs are present. through resistor 44 whereupon current flow through the 
The output of the reference signals from the clock two diodes 40, 42 is terminated, causing an output pulse 
source 10 are applied through a capacitor 22 to a flip- l5 to be applied to transistor 52 rendering it conductive and 
flop circuit 24, which is driven to its "set" state thereby. in turn, rendering the transistor 58 conductive. 
The flip-flop circuit, when in its set state, turns on circuitry Upon the occurrence of the reference signals from the 
designated as Integrator Initial Level Setter 26. This clock source, a pulse is applied through capacitor 22 and 
circuitry, when the integrator current source 20 is turned through diode 64 to the base of transistor 66. The junc- 
on, quickly charges up the integrator circuit 28 to a fixed 20 tion between capacitor 22 and diode 64 is connected to 
reference level voltage. The output of the integrator, ground throngh a resistor 68. The base of transistor 66 is 
indicative of the reference level having been attained, is connected through a resistor 70 to the diode 64. A re- 
applied to the flip-flop 24 to drive it to its reset state. sistor 7% also is connected to a positive potential source 
Thereby, the integrator level setter 26 is turned off. How- and to resistor 70. 
ever, the integrator current source remains on reducing 25 Transistor 66 and a second transistor 74, together with 
the level to which the integrator circuit 28 has been set the resistive and capacitive ci~cuitry thelebetween, form a 
at a predetermined rate. flip-flop circuit. The ~eniaining circuit components com- 
When one or the other of the two inputs from the sync p~ise  a resistor 76 which conaects the base of transistor 
signal and the reference signal sources are terminated, the 65 to the collector of tiansistor 74. Resistor 78 and 80 
integrator current source is no longer operative to further 30 are connected in series between the collector of transistor 
reduce the integrator circuit output voltage. The integrator 74 and a source of negative pdtential. A capacitor 82 by- 
circuit holds the output voltage level to which it is set passes the resistor 76 to high freqaency signals. The emit- 
until the next occurrence of both sync signal and reference ter of tlansistor 74 is connected to ground as well as the 
signal. The output of the integrator circuit 28 is applied emitter of transistor 66. The collector of transistor 66 is 
to a voltage controlled oscillator 30. This oscillator !pro- 35 connected through a resistor 84 to a source of negative 
vides an output signal whose frequency is determined by potential. The collector of transistor 66 is also connected 
the amplitude of the voltage received from the integrator through a resistor 86 to the base of transistor 74. A ca- 
circuit. Accordingly, its frequency is established essentially pacitor 88 bypasses resistor 86 to high frequency signals. 
by the level of the integrator circuit output which is The junction of resistors 78 and 80 are connected to 
essentially determined by the phase difference of the two 40 the base of a transistor 90. The emitter of this transistor 
inputs to the circuitry. The output of the voltage con- 90 is connected to the junction of two resistors respective- 
trolled oscillator is amplified by a power amplifier 32, ly 92, 94, which are connected in series across a source 
whose output is thereafter applied to drive a motor 34 of operating potential. 
for the tape recorder playback. The integrator circuit 28 comprises four transistors re- 
FIGURE 2 shows input pulses 36 which are received 45 spectively 96, 98, 100, 102. A capacitor 104 is connected 
from a reference clock source. The waveform 38 is the between the input to the integrator which is the base of 
second input representing the word sync pulses received transistor 96 and the output of the integrator which is the 
from the tape. The waveform 40 shows the output of the emitter of transistor 102. Transistor 96 has its emitter 
integrator circuit. When there is an occurrence of wave- connected to ground throngh a resistor 97 and to the base 
forms 36 and 38, the integrator voltage increases rapidly 50 of transistor 98. A source of positive operating potential 
to a predetermined reference level. During the period of is connected through a resistor 106 to the collector of 
overlap of the sync signals, there is a reduction in the transistor 96 and is connected directly to the collector of 
output of voltage of the integrator at a fixed rate. Upon transistor 98. The emitter of transistor 98 is connected to 
the discontinuance of one or the other of the two input ground through a resistor 108 and is connected to the 
signals, the integrator output is maintained at the level 55 base of transistor 100. The emitter of transistor 100 is 
reached at the time the signals were no longer simul- connected to ground through a resistor 110. The collector 
taneously present. of transistor 100 is connected through a resistor 112 to 
FIGURE 3 is a circuit diagram illustrating, by way of the positive source of operating potential. The collector of 
example, the circuitry including the And gate 18, the flip- transistor 100 is connected to the base of transistor 102. 
flop 24, the integrator current source 20, the integrator 80 The collector of transistor 102 is connected to a source of 
level setter 26, and the integrator circuit 28, shown for positive operating potential. The emitter of transistor 102 
the purposes of exemplification of suitable circuitry for is connected to ground through a resistor 114. A diode 
this invention. The And gate 18 includes a first and 116 is connected between the base and the emitter of 
second diode respectively 40, 42, and three series con- t~ansistor IQ2. 
nected resistors, respectively 44, 46, and 48. These three 65 Upon the occurrence of a reference or clock pulse, the 
resistors are connected across a suitable source of poten- flip-flop consistrng of transi5tors 66 and 44 is drlven to 
rial The diode 40 is connected between the innut term- 2.1 set 5tafe whereby Iransiytor 66 i\ rendered noncon- 
inal 26 and the junction of resistols 44 and 46, and the ductive. This turns on transistors 34 and 90.. The change 
diode 42 is connected between the input terminal 12 and In potentla1 at the base of transstor 96 caused by transis- 
the junction between resistors 44 and 46. A capacitor 50 4.0 tor 90 becoming conductive causes a heavy current to flow 
bypasses resistor 46. Output from the And gate is taken from the emitter of transistor 102 through capacitor 104 
from the junction between ~esistor s 46 and 48 and is acd through transistor 90 to the negative pctential source. 
applied to the base of a transistor 52. Transistor 52 has This current causes the terminal of capacitor 404 con- 
its emitter connected to ground and has its collector nected to the emitter of transistor 102 to rapidly become 
connected to a source of oprating potential through two 75 more positive with respect to its other terminal connected 
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to t!3e base of iratrsistor 96. \Vhile the potential at the upon the termination o f  a. clock or sync signal until the 
base of transistor 96 remaills near zero, the potential at next simuIlaneous application of a ciock and sync signai 
the of transistor 102, which is the output of the to said lirsl and second terminals, and means for con- 
integrator circuit, rapidly rises. This may be seen in FIG- trolling the speed of said playback motor responsive to 
URE 2 by refersine to waveform 40, in particular its rapid said control signa! including: 
increase in potertial that occurs simultaneously with the oscillator means the frequency of which may be con- 
beginning of each positive pulse of waveform 36. trolled by an input signal, means for applying 
When tlle voltage at the emitter of transistor 102, the said control signal as an input signal to said osciilator 
integrator output voltage, reaches a  redetermined value, means, and means for applying output from said 
this voltage applied to the base of transistor 74 through oscillator means to said tape playback motor. 
resistor 118 causes the flip-flop circuit to revert to its re- 2. In a system of the type wherein a tape recorder 
set state and turns off transistor 90 to terminate the charg- playback motor moves tape and means are provided for 
ing of capacitor 104. This occurs when the integrator out- deriving synchronizing signals from the tape and it is de- 
put voltage reaches the "reference level" depicted in sired to synchronize the operation of the tape playback 
waveform 40. l5 motor with signals from a source of clock signals, the 
If both transistors 90 and 58 were then to remain non- improvement comprising a first and a second input ter- 
conducting, the output voltage of the integrator circuit minal, means responsive to the simultaneous application 
would tend to remain at the reference level indefinitely. to said first and second input terminals of a sync signal 
However, if both input 1 and input 2, waveforms 36 and and a clock signal for establishing a control signal repre- 
38 respectively, are positive, a current flows from the 20 sentative of the duration of the simultaneous application 
positive source of potential through resistor 60 and tran- of said sync signal and clock signal to said first and second 
sister 58 into the integrator circuit. The magnitude of the input terminals including: 
current is determined by the value of resistor 60. During means for establishing a reference level signal, and 
this time the output voltage of the integrator will fall, as means for altering said reference level signal at a 
capacitor 104 is discharged, the rate of fall being related 25 constant rate during the simultaneous application of 
to the current through resistor 60 and the value of ca- said sync signal and clock signal to said first and 
pacitor 104. This reduction in the outpnt voltage of the second input terminals to establish said control signal, 
integrator at the emitter of transistor 102 may be seen means for maintaining said control signal upon the 
in FIGURE 2 by referring to waveform 40, in particular termination of a clock or sync signal until the next 
the segments of waveform 40 having a negative slope 30 simultaneous application of a clock and sync signal 
which occur whenever both waveforms 36 and 38 are to said first and second terminals, and means for con- 
simultaneously positive in potential. trolling the speed of said playback motor responsive 
During this "integrating" period when both waveforms to said control signal. 
36 and 38 are simultaneously positive, the integrator out- 3. In a system of the type wherein a tape recorder 
put voltage at the emitter of transistor 102 falls at a fixed 35 playback motor moves tape and means are provided for 
rate. When one or the other or both waveforms 36 and driving synchronizing signals from the tape and it is 
38 fall to zero, transistor 58 turns off and the integration desired to synchronize the operation of the tape play- 
process ceases. The integrator output voltage will tend to back motor with signals from a source of clock signals, 
remain at the level it had at the instant when the integra- the improvement comprising a first and second input ter- 
tion process stopped. 40 minal, an integrating circuit having an input and an out- 
Since the integrator output voltage begins its reduction put, means responsive to one of the said inputs to cause 
from a fixed reference level when both waveforms 36 and said integrator circuit to provide an output voltage at a 
38 first become concurrently positive, and since the rate fixed reference level, means responsive to the simultane- 
at which the voltage reduces is fixed by circuit component ous application of said first and second input terminals 
parameter values, the voltage which is held by the integra- 45 of a sync signal derived from the tape and a clock signal 
tor circuit after integration Stops is a measure of the for causing a signal to be applied to the input of said 
relative overlap between waveforms 36 and 38; the integrator and causing the output voltage of said inte- 
greater the ~ e r i o d  during which they overlap the lower grator to fall at a predetermined rate, means for terminat- 
the resulting integrator output voltage. ing the operation of said means for reducing the output 
The process of resetting to the fixed reference level 50 voltage of said integrating circuit at a predetermined rate 
followed by integration to measure the relative phase is upon the termination of either of the signals applied to 
repeated each time a re'ference clock pulse occurs. the input terminals, and means for controlling the speed 
There has accordingly been described and shown herein- of said playback motor responsive to the o ~ ~ t p u t  of said 
above a novel, useful and unique system for synchroniz- integrating circuit. 
ing the speed of a playback motor for a tape recorder 55 4. In a system of the type wherein a tape recorder play- 
with reference signals. Since the speed correction is made back motor moves tape and means are provided for deriv- 
very quickly during a very brief period, as long as the ing synchronizing signals from the tape and it is desired 
motor can respond quickly its dynamics do not cause to synchronize the operation of the tape playback motor 
instability. The memory feature of the integrator causes with signals from a source of clock signals, the improve- 
the system to run at constant speed during the integration 60 ment comprising a first and a second input terminal, an 
period. This permits comparison of very low frequency integrating circuit having an input and an output, a bistable 
pulses. state circuit having a first and second input for respectively 
What is claimed is: driving said bitsable state circuit to a first and a second 
1. In a system sf the type wherein a tape recorder play- stable state, 111eans coupling said first bistable state circuit 
back motor moves tape and means are provided for de- 65 inptit to said second inpot terrnirial, meails coupling said 
riving sy~icllronizlng signals from the tape and it is de- second bistable state input lo the output of said integrator 
sired to synchronize the operation o f  the tape playback circuit, means for applying a clock pulse to said second in- 
motor with signals from a source of clock signals, the ptit terminal for driving said bistable state circuit to its first 
im-provement comprising a first and a secorrd input ter- stable state, riieans for applying a sync pulse to said first 
minal, means responsive to the simultaneous application 70 input terminal, means responsive to said bistable state cir- 
to said first and second input terminals of a sync signal cuit being in its first stable state and to the application 
and a clock signal for estabIishing a controI signal repre- of a clock pulse to said first input terminal for applying 
sentative of the duration of the sin~ultaneous application a signal to the input of said integrator circuit to cause said 
of said sync signai and clock signal to said first and second integrator circuit to produce an output voltage at a pre- 
input terminals, means for maintaining said control signal 75 determined reference level whereafter said bistable state 
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circuiit i s  dt-iven to its se<:onii sfahle slate, rlrearrs respon- onit trarisisfor lo rerttles it conclriciive and for ihereafiel. 
sive to said bistable circuit being in its second stable stale rendering said second transistor inoperative when said iil- 
and the presence of said sync pulse and said clock pulse at tcgrator circuit output attains a predeterinined referer~cc 
sliid first and second input terminals for reducing the out- voltage level comprises a flip-flop circuit having a first and 
put of said integrating circuit fl-cnn said voltage reference 5 a second input the appiicirlions of signals to which re- 
level at a predetermined rate, and means for controlling the spectively drives said flip-flop circuit to a first and a sec- 
speed of said playback motor responsive to the output of ond stable state, means connecting said flip-flop circuit first 
said integrating circuit. input to said second input terminal, means connecting said 
5. In a system of the type wherein a tape recorder flip-flop circuit second input to said integrating circuit out- 
playback motor moves tape and means are provided for put terminal, and means connecting the output of said 
deriving synchronizing signals from the tape and it is flip-flop circuit when in its first stable state to the base 
desired to synchronize the operation of the tape play- of said second transistor. 
back motor with signals from a source of clock signals, 7. Apparatus as recited in claim 5 wherein said means 
the improvement comprising a first and a second input for applying a first signal to said first transistor base for 
terminal, a source of operating potential, a first transistor 15 rendering it conductive upon the simultaneous application 
having an emitter, base and collector electrode, a second of a sync signal to said first input terminal and a clock sig- 
transistor having an emitter, base and collector electrode, nal to said second input terminal includes a coincidence 
an integrator circuit having an input terminal and an out- gate having a first and a second input and providing an 
put terminal, means connecting the collectors of said first output only in the presence of signals applied to its first 
and second transistors to said integrating circuit input 20 and second input, means connecting said first input of said 
terminal, means responsive to the simultaneous presence coincidence gate to said first input terminal, means con- 
of a sync signal applied to said first input terminal and a necting the second input of said coincidence circuit to said 
clock signal applied to  said second input terminal from second input terminal, and means connecting the out- 
said respective sources, for applying a first signal to the put of said coincidence circuit to the base of said first 
base of said first transistor and a second signal to the base 25 transistor. 
of said second transistor for rendering them conductive References Cited 
for driving said integrator to increase its output to a pre- 
detemined reference voltage level, means responsive to said UNITED STATES PATENTS 
integrator producing an output having said predetermined 3,008,075 1111961 Scott -------------- 318-314 
reference voltage level for rendering said second tansistor 3,355,649 1111967 B o ~ l a n  et al. -------- 318-314 
inoperative, means responsive to the discontinuance of one 33356,921 1211967 Bradford et al. ----- 318-314 X 
of the input signals applied to said first and second input 
terminals for rendering said first transistor inoperative, ORIS L. RADER, Prit'~ary Exa'nii'er. 
and means for controlling the speed of said playback GENE RUBINSON, Assistarzt Exan~irzer. 
motor responsive to the output of said integrating circuit. 35 
6.  In apparatus as recited in claim 5 wherein said U.S. C1. X.R. 
means for applying a second signal to the base of said sec- 318-329 
